Abstract
Techniques are introduced for symbolic layout of ASICs (application-specific integrated circuits). These techniques, which include automatic layout generation, automatic technology update, hierarchical compaction, and symbolic cell library utilization, provide many desirable advantages for ASIC layout. Paradigms of these techniques are illustrated. Some automatic layout styles such as gate matrix, transistor chaining, and metal-metal matrix, are surveyed and tested with real circuits. Area efficiency, algorithmic complexity and electrical properties of these layout styles are analyzed. Comparisons and qualitative characterizations of these approaches are presented. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
