Abstract
We have investigated by computer simulation the performances of loaded OR/AND RCJL logic gates with fan in/fan out (2 or 3) and picosecond Josephson Junctions (R N C ≥ 2 ps). We propose new gate structures designed to have small turn on delay and taking the best advantage of fast Junctions. The shunt on the input Junction responsible of long t.o.d, is eliminated. The static and dynamic operation of the gates are analyzed to operate with moderate overdrive (20%), 25% static margins, low power dissipation in the sub-ten-picosecond range using available technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
