Abstract
Through scanning tunneling microscopy, the rate of electrical stress induced trap generation in the vicinity of the tip/high-κ interface of the Sc2O3/La2O3/SiOx gate stack is observed to be much higher than that at the SiOx/Si interface, implying that the former is more susceptible to electrical stress induced wear out. This polarity dependence is discussed in the context of current trap generation models and is shown to be best explained by anode hot-hole effect induced by inherently lower surface plasmon threshold energy at the metal/high-κ interface and a higher hole trapping rate in the relatively thick high-κ.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.