Abstract

The effect of tunneling through traps located inside the insulator layer on the small-signal admittance parameters of the MOS tunnel diode is investigated by means of the theoretical model. An influence of geometric and energy positions of the traps is studied. The model and considerations are confirmed by a comparison with measurement data of an experimental Al–SiO2–Si structure.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.