Abstract

The authors analyze the serial and parallem implementation of a SONET STS-3c based asynchronous transfer mode (ATM) user network interface design. The tradeoffs between both serial and parallel desings of the SONET scrambler and the ATM physical layer cyclic redundancy code (CRC) generator are analyzed in terms of gate count and power dissipation. The result of the analysis shows that an 8-b parallel processing of the ATM header CRC and the SONET scrambler offers the optimal solution in terms of performance and cost of implementation. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.