Abstract
Study and Assortment of Various Leakage Reduction Techniques in CMOS Inverter Circuit in 45NM technology node
Full Text
Sign-in/Register to access full text options
Published version (
Free)
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have