Abstract
Stress induced voiding (SIV) phenomena in Cu damascene interconnect has been studied in detail considering the actual CMOS LSI design for the first time. In order to understand the SIV mechanisms, the test structures were designed to monitor the interconnect pattern dependency, the additional via effectiveness. The SIV in wide metal can be explained by considering effective diffusion area. Also, the SIV occurred in narrow metal line if it has wide metal reservoir, and this is explained. It has been also found that the SIV failure has been drastically reduced by lowering the via anneal temperature.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.