Abstract
Due to the success of using strain for performance gain in advanced logic technologies, strain engineering has become an important part of advanced transistor design. This paper presents process and device models that are used to provide understanding of process-induced stress such as the stress due to epitaxial SiGe source drains and nitride capping films and how that stress affects device performance.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
