Abstract
This paper presents the switching analysis of vertical stepped doped high k VDMOS. The introduction of vertical step doping in the n pillar of HK VDMOS brings improvement in switching performance. All the analysis of proposed and conventional device is carried out using silvaco ATLAS tool. Significant reduction in the switching delay is noted for different values of k. It is observed to be 40% for k = 20, 28.57% for k = 10, and 31.76% for k = 5. So the proposed step doped high k VDMOS can replace the high k VDMOS when fast switching is desired.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
