Abstract
Negative capacitance field effect transistor (NCFET) is a promising technology which exhibits lower subthreshold swing (SS) and high ON current beyond the limit of conventional CMOS. However, the lack of design insights and rules make NCFET circuit design challenging. To address this, proposed work discusses several design insights and advantages of NCFET based logic for energy efficient electronics. NCFET device demonstrates enhanced characteristics for logic design with ferroelectric layer thickness $(t_{fe})$ in the range of 3nm to 5nm. At 45nm technology node, NCFET with t<inf>fe</inf> of 5nm exhibits $1.22\times$ higher ON current, $66\times$ lower leakage current and a lower SS (50mV/dec) compared to baseline MOSFET. In addition, NCFET based static complementary inverter exhibited optimum performance with t<inf>fe</inf> of 3nm. At a supply voltage of 0.5V, NCFET inverter demonstrates $3.3\times$ lower energy consumption compared to baseline inverter design. Furthermore, NCFET based logic gates (AND, OR, XOR) show at least $3\times$ lower energy consumption compared to baseline designs at 0.5V.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.