Abstract

Statistical characteristics of intrinsic channel fully depleted (FD) SOI MOSFETs and conventional bulk MOSFETs are compared. It is experimentally shown that not only threshold voltage (Vth) variability but drain induced barrier lowering (DIBL) and current onset voltage (COV) variability is well suppressed in FD SOI MOSFETs. Moreover, time-dependent Vth change due to random telegraph noise (RTN) is also smaller in FD SOI MOSFETs. The mechanisms of these variability suppressions are discussed using three dimensional device simulation and it terms out that the absence of random dopant fluctuation (RDF) is responsible for the suppressed variability. These results strongly demonstrate the advantage of intrinsic channel MOSFETs where the channel does not include dopant atoms.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.