Abstract
The power supply discrepancy between advanced CMOS technology and legacy optical module leads to poor power efficiency or extra DC–DC component. A new stacked multi-channel receiver architecture and its synergetic power supply scheme for power-efficient optical links are proposed to solve the problem. Consequently, power reduction can be achieved thanks to the full utilization of available power supply headroom and the reuse of supply current. As a proof of concept, a stacked $2 \times 10$ Gb/s optical receiver with a synergetic-integrated linear multi-output regulator is implemented in 0.18- $\mu \text{m}$ CMOS technology, demonstrating the feasibility of the proposed architecture. State-of-the-art receiver performance and power efficiency are achieved.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
