Abstract
A 19.5 dBm power amplifier (PA) with a fine power step-size of 0.5 dB for an output power from 5 dBm to 19.5 dBm is designed and implemented in an advanced CMOS technology. This accurate power controlling is achieved by using an 8-bit digitally controlled current source and this ensures also a stable power controlling over the temperature and supply range with a 29 dB dynamic range. The implemented three-stage PA with a device stacking technique has a maximum small signal gain of 43 dB and delivers a maximum saturated output power of 19.5 dBm at 25 °C and 18.5 dBm at 125 °C. The PA core has an area of 0.053 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> and consumes 290 mA including all on-chip biasing circuits from a single 2.1 V power supply. To the best of authors' knowledge, the achieved maximum output power and also the power step-size are record values in advanced bulk CMOS technologies without power combining.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
