Abstract
Common double gate-FinFET (simultaneously driven gates) and independent double gate-FinFET (independently driven gates) based 6T-SRAM cells are studied in this paper for their Single Event Upset (SEU) or soft error performance using 3D TCAD simulations. Four different topologies, one common double gate-FinFET-based topology and three independent double gate-FinFET-based topologies namely, Flex-VTH, Flex-PG, and PG-SN are studied to find out their minimum radiation dose required to flip SRAM cell. The simulation results reveal that the independent double gate FinFETs in place of access devices in 6T-SRAM does not degrade the soft error performance significantly whereas the independent gate devices inside the cell, in the inverters, degrades the performance significantly.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
