Abstract

Parallel (multi-site) testing tests multiple chips simultaneously, increasing throughput and reducing test costs per chip. As the number of test sites is increased (to further maximize throughput), pronounced variations are often observed in the measurements from site to site, plaguing test accuracy. This paper presents a survey of recent research on detecting and correcting site-to-site variation in analog multi-site testing.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.