Abstract
A novel method of single-wire chip-to-chip communication designed for DCFL based GaAs ICs using a three-level signal is described. Significant reductions in I/O port area and power consumption, and guaranteed data-framing synchronisation are the main advantages over previous two wire systems. Circuit diagrams and modified-SPICE simulations are presented.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
