Abstract
Static CMOS circuit techniques are widely used for processor designs. The authors introduce an add-on technique for high-speed static circuit realisation. The underlying processes of this technique, a time-shifting process and a collision process, are described and the performance of the resulting circuitry is compared with that of the conventional version. The new technique, which utilises a single polarity signal on a separate path, achieves ~15% delay reduction compared with the conventional static CMOS design.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
