Abstract
Carrier-based pulse width modulation (PWM) schemes are the preferred choice for modular multilevel converters (MMCs) due to their simplicity and ease of implementation. However, the required number of carriers for gating signal generation drastically increases with the number of submodules (SMs) in an MMC. These carriers should be accurately synchronized with each other to generate the high-quality output voltage and current waveforms. However, it is difficult to achieve the synchronization due to the memory constraints, sampling issues, computational delays, and control complexity. To overcome these issues, a simple single carrier-based PWM modulator is proposed in this paper. In addition, a simple SM capacitor voltage-balancing approach with less computational burden is presented. The proposed scheme can be easily applied to the n-level MMC without any modifications and applicable to any SM type. The effectiveness of the proposed modulation scheme and SM capacitor voltage balancing algorithm is demonstrated through the simulations in the PLECS® software platform.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
