Abstract
Traffic scheduling is an important function that provides service differentiation to a wide range of quality of service (QoS) requirements for connections that belong to different traffic classes. This article presents a simulation based traffic analysis tool for asynchronous transfer mode (ATM) switches. The simulator for the ATM cell scheduler models a complex hierarchical scheduling (HS) discipline with multiple levels of scheduling. The interaction of the first level per virtual circuit (VC) scheduler with second level class scheduler among multiple class types is very complex. It is useful to use the simulator to derive theoretical outcomes of traffic configurations both in live networks and in lab environments. Connection admission control (CAC) algorithms are also incorporated in the simulator for effective bandwidth (EBW) calculation and scheduler weight allocation. Simulation results are presented at the end of the paper.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.