Abstract
Raising the level of design abstraction to achieve a system synthesis capability requires electronic design automation (EDA) tools for design capture, analysis and verification at the new level of abstraction, as well as tools for synthesis at the next lower level of abstraction. It is essential that simulation libraries exist that support the new toolset. In system synthesis, elements of the desired product functionality will be specified as combinations of functional primitives in a high-order language or as flowgraph representations. Implementation trade offs will require the designer to simulate the performance of these functions when implemented in ASICs, FPGAs, or software. Simulation will require extensive libraries of primitives and their performance characteristics on a wide variety of hardware and software implementations. The paper considers system synthesis and some problems in system-level simulation. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
