Simulation and performance evaluation of parallel architecture based on i860 nodes: SapePar-i860

Abstract

SapePar-i860 is an execution driven Simulator and Performance Evaluator for i860 based Parallel Architecture. The simulator has various inputs like the primary cache size, primary cache type, secondary cache size, secondary cache type, secondary cache replacement policy, number of processors, interconnection between the processors, communication path from each processor to other processors, type of communication and bandwidth of communication channels. The simulator gets configured automatically according to the inputs and generates log files. The performance analyzer generates statistics of the run based on these log files. The statistics includes cache hit ratio of primary cache, cache hit ratio of secondary cache, Complete Communication Ratio (CCR/sub i/) of each processor, the Compute Communication Ratio (CCR/sub 6/) of overall system, efficiency of each processor and efficiency of overall system. This also computes the speedup, execution time in terms of clock ticks. >