Abstract
A two-phase clocking scheme for rapid single flux quantum logic circuits, in particular, shift registers and correlators, is discussed. The two-phase pulse clock is generated on chip with one external clock line. The use of a two-phase clock improves the clock operating margins and eliminate the racethrough problem. A 32-b shift register has been built and tested up to a clock frequency of 21.6 GHz. A one-bit digital correlator with 32 stages has also been tested at low speed. The chips are fabricated using a Nb process. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.