Abstract

A semi-analytical model which is applicable to description of ballistic field-effect transistors with low-dimensional channels is proposed. For instance, such transistors can be manufactured on a “silicon-on-insulator” wafer. The model accounts for single-gate and double-gate structures with one-dimensional and two-dimensional channels. It differently describes the regimes of a transistor above threshold and below threshold. The first implies an essential influence of charge inside the channel on a potential distribution; the second supposes a negligible charge inside the channel. Both approaches are mainly based upon an approximate solution of the Poisson equation.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.