Abstract
The design, fabrication and measurement of self-assembled vertical and oblique monopole antennas, are presented. Vertical on-chip antennas offer advantages over conventional on-chip planar antennas, most notably potentially higher efficiency with associated superior coupling between distant and adjacent ports along the direction of the chip plane. The fabrication method enables lithographical specification of the monopole profile and its sloping angle so that the orientation and shape of monopoles can be controlled. The fabrication process uses SU-8 material and is performed under 200°C and is therefore compatible with many commercial microelectronic fabrication processes such as complementary metal-oxide silicon (CMOS) technology. This allows the integration of the antennas with CMOS front ends and other signal processing stages for communications or sensing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
