Abstract

A new selective strained Si process has been developed incorporating thin (∼200 nm) strain-relaxed SiGe buffers. For the first time, strained silicon and strain relaxed buffer can be deposited selectively on the active area in between preformed shallow trench isolation structures. The combination of in situ chemical vapor etch and selective epitaxial re-growth allows the implementation of strained Si layers in CMOS flow, without the need of chemical mechanical planarisation and without modifications of the standard STI process. NMOSFETs fabricated in selective Strained Si layers on 20% Ge strain relaxed buffers show a carrier mobility increase of ∼50% compared to Si reference devices. The results of first non-optimized devices demonstrate the potential of this strained Si fabrication scheme.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.