Abstract
A simulation-based design verification process creates a large pool of functional test sequences. Such sequences have several advantages when they are used as manufacturing tests and for defect diagnosis. This brief considers the problem of selecting functional test sequences from a given pool when the goal is to use the sequences for defect diagnosis. The procedure described in this brief relies on the defect diagnosis of faulty units for the selection of sequences. Experimental results for simulated faulty units based on benchmark circuits demonstrate the possibility of learning from a limited set of faulty units which sequences from a given pool are effective for defect diagnosis.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
