Year-end Sale % OFF 
Abstract
A modification of pipelined Massey-Omura multiplier is presented. This modification is designed with respect to easy implementation of both multiplication and inversion over elements of GF(2m) represented in normal basis. Possible performance improvements of this modified multiplier/inverter are discussed. Functionality of multiplier/inverter has been tested by simulation and implemented in Xilinx Virtex FPGA.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
