Abstract

ABSTRACTDuring the last few years, Si/SiGe heterostructures have been used by several groups worldwide in order to achieve high-mobility two-dimensional electron gases.1-3 To confine high-mobility electrons, these heterosystems are grown in such a way that the Si channel, epitaxially grown on a relaxed SixGe1−x buffer, undergoes a tensile strain. As such structures have a significant conduction band offset, the spatial separation of ionized dopant atoms from mobile carriers can be exploited. The confined electrons in the Si channel are then provided by a doped SiGe supply layer. The significant improvement in SiGe buffer quality has led to low temperature mobilities exceeding 100 000 cm2/Vs with best values above 350 000 cm2/Vs.2-5 However, for MOS applications, the most interesting point is the room temperature (RT) mobility of confined electrons in the Si channel. With this aim in view, RT-mobilities between 2000 and 2600 cm2/Vs have been reported.6 These values are more than twice larger than these of commercial MOSFETs and are also higher than the bulk mobility of intrinsic Si. However, these relatively high values are still lower than the predicted ones (3000 cm2/Vs).7 This is partially due to the fact that the RT-mobility measured on modulation doped heterostructures (MDHs) is never exactly that of the confined electrons in the Si channel. The conduction electrons are in fact not completely transferred from the supply layer to the channel. The latter is the primary and desired path for conduction, but the supply layer can become a second, parallel path, with a lower mobility because of donor impurities. Different methods can be used to reduce the contribution of this parallel path. First, the supply layer can be designed with the lowest possible doping level so as to ensure an almost complete electron transfer at room temperature.8 Secondly, gated Hall devices can be fabricated using Schottky or Metal-Insulator-Semiconductor gates.9-11 These devices allow both the electron density and electron mobility in the strained Si channel to be measured for low gate voltage.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.