Abstract
In this paper we review a procedure to design and characterize logic gates based on CNTFET and CMOS technology. For the first technology we use a CNTFET model, already proposed by us, while for the second one we use the BSIM4 model of the Advanced Design System (ADS) library. In particular we consider NAND and NOT gates at different supply voltages and frequencies, for both technologies. The optimal results, obtained using the simulator ADS, are at 0.5 V and 50 GHz for CNTFET, while for CMOS technology at 3 V and 200 MHz. Moreover we quantitatively show the comparison between the two considered technologies in term of delay and power delay product (PDP).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
