Abstract
Flexible printed circuit (FPC) are widely used as connectors in compact package such as cellular telephones where required high performance. The increasing number of constrains makes manual routing an extremely complicated and time-consuming task. In this paper, we present a resource allocation framework which employs computational geometry considering signal and power integrity (SI/PI). To perform a reasonable resource allocation, we propose an escape-triangle-passage model (ETP model) based on constrained Delaunay triangulation (CDT). Experimental results on some industrial data show our strategy assembled routing channel for each group of nets has good robustness and is suitable for irregular polygonal routing region, significantly improving the routing quality and reducing iteration times.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.