Abstract
A global SDRAM controller was designed based on FPGA. The major components of the controller include the interface control module, the command generation module, the data path module, and the source program simulation using Quartus II. From the simulation results, the soft core of the SDRAM controller could complete the mode setting, normal R/W operation, and auto-refresh function. It could easily meet different needs by simple modification, and it is much more flexible and programmable.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have