Abstract
The DC noise margin is used to analyze the maximum noise tolerance on the output of the previous logic gate when the logic gates are connected in series. In order to make a logic gate stable and less sensitive to noise and disturbances, the interval of voltage value represented by logic 0 and logic 1 of input signal should be as large as possible. In this paper, the relationship between Wp-to-Wn ratio and the noise margins of CMOS inverter is studied. Through DC analysis of the transfer characteristics of several inverters with different sizes, the relationship between the switching threshold of CMOS inverters and Wp-to-Wn ratio is obtained. It is concluded that the threshold voltage is closest to VVD/2 when the ratio is 2.3:1.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: DEStech Transactions on Computer Science and Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
