Abstract
In this paper, the reliability performance of next generation WLCSP is studied through modeling. Intensive study is carried out from single bump design to package dimension design and the application design in PCB board. Polyimide, solder joint array layout with different width and length ratio and the PCB board via layout are simulated to improve the reliability performance. The models with different polyimide layouts and different material are studied in both thermal cycling and drop test. Then, the impact of different bump array width and length ratio on the next generation of the WLCSP is studied for the reliability performance. Finally, the impact of different PCB board via design and layout on the reliability performance of next generation WLCSP is analyzed in thermal cycling test. Different through board vias and blind vias array in PCB board are studied.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
