Abstract
Elimination of the p-MOS transistor from the pass gate network significantly reduces the parasitic capacitances associated with each node in the circuit, thus, the operation speed is typically higher as compared to the CMOS counterpart. But then the improvement in the transient characteristics comes at the price of increased process complexity. In Complementary pass transistor logic (CPL) circuit, the threshold voltage of the n-MOS transistors in the pass gate network must be reduced to about the zero voltage through threshold adjustments implants in order to eliminate the threshold voltage drop. Thus on the other hand reduces the overall noise immunity and makes the transistor more susceptible to sub threshold conduction in the off mode. Presented CPL design style is highly modular as a wide range of function can be realized by using this basic pass transistor structure.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
