Abstract
This paper proposes the application of a Reduced Complexity Processor (RCP) as a tool in teaching computer architecture. The design and implementation of the RCP as well as its effectiveness is reported. The proposed RCP is a single-cycle, 8-bit processor. The processor currently used in the course is a soft-processor, Nios-II, by Altera. Nios-II is a complex, single-cycle, 32-bit processor that cannot easily be dissected for students’ realization of computer archi-tecture. Teaching RCP alongside Nios-II allows to eliminate some of the unnecessary complexities that prevent students from achieving a rather better realiza-tion of computer system functionality. The intention is also to actively involve students in design process by providing a platform that allows students to modify and build their own processor
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Proceedings of the Canadian Engineering Education Association (CEEA)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
