Real-time scheduling in a programmable radar signal processor

Abstract

The new trend of designing radar digital signal processors is not only to improve their processing speed by adopting the parallel multi-processor architecture but also to make their infrastructure flexible so that one generic digital signal processor framework can be applied to a variety of different radar systems. The key technology to make such radar digital signal processor architecture programmable, or flexible, is the scheduler which manages resources of digital signal processing in real-time according to system requirements. In this paper, the architecture of the programmable radar signal processor (PRSP) is presented, and a real-time scheduling algorithm used in PRSP is thoroughly discussed.