Abstract

In order to analyze and recognize objects in binary images, two primary operations are required. First, component labeling is performed to identify objects with unique labels and to produce a labeled image. And boundary tracing is performed to form the ordered list of boundary position of object; which is a contour. These procedures are fundamental factors for image analysis. However, component labeling cannot be easily implemented in real-time because of the large size of image data and the high speed of image transition. In order to trace the object boundary every object's location are required, so boundary tracing is dependent on the component labeling which can determine the location of all objects. Therefore, we combine these two procedures in one dedicated hardware system. This system comprises the labeling component and tracing component. The labeling component identifies objects and produces the labeled image. By using this labeled image, the tracing component traces the boundary of identified object. Thus, the performance and efficiency of the binary image application can be increased. The system is implemented in a field programmable gate array (FPGA) by using the VHSIC hardware description language (VHDL). Experimental results and device utilization summary are given for the evaluation.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.