Abstract
OASIS is a cell-based design system with four major components: the compiler and logic synthesizer, the simulator and verifier, the automatic test pattern generator, and the automatic layout generator. The design flow is top-down as illustrated in the chart below. Currently, the design is captured in LOGIC-III, a PASCAL-like programming language that combines both the functional and structural descriptions. The functional description specifies finite state machines and decoding logic that can be readily synthesized into circuit structures by way of logic synthesis. A scan-path can be inserted automatically in every synthesized component. Data-path circuits are synthesized hierarchically from parameterized structural/functional descriptions of subcomponents. Tools for redundancy identification can be used to detect and to remove any untestable logic.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
