Abstract
Protecting SiC JFET From Gate Overstress in GaN/SiC Cascode Device Without Compromising Switching Performance
Full Text
Sign-in/Register to access full text options
Published version (Free)
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have