Abstract
In testing of single chip there are many approach were found to need their requirement. But for the SOCs we have less, in this paper a Protected Test Wrapper - PTW design introduce to protect SOCs that is compatible with IEEE 1500 standards. PTW protects internal scan chains and primary inputs, primary outputs, which may contain many critical data during the normal system operation like encryption keys. In the earlier system testing that is original IEEE 1500 standard will not concern about the Primary Input and Primary Output security, where as this PTW will secure the primary input and output in both scan mode and normal system functional mode. To achieve this protected test wrapper no extra larger component are required by changing the IEEE 1500 with some light weight block cipher we protect the core from the hacker
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.