Abstract
The CMOS thyristor delay element and its basic operation are presented in this paper. Six variations of the thyristor design developed over the years to extend the delay length, to improve the consistency of the delay, or to control the sensitivities of the delay are also discussed. This includes the complementary thyristor, the thyristor without the current source, the thyristor with threshold elevation, the thyristor with opposing current source, the single-ended thyristor, and the thyristor-type feedback delay element. Design considerations common to all CMOS thyristors are also discussed to provide insights on topology selection, capacitive loading, and transistor sizing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
