Abstract

A programmable trigger logic module was implemented successfully in a field programmable gate array (FPGA) using their internal look-up tables to save Boolean functions. Up to 16 trigger input signals can be combined logically for a fast trigger decision. The new feature is that the trigger decision is VME register based. The changes are made without modifying the FPGA code. Additionally, the module has an excellent signal delay adjustment.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call