Abstract
This contribution presents some results in the design and implementation of an universal functional test generator for VLSI circuits, such as microprocessor and processor cores. Our approach to test generation - the functional test generation method - is based on knowledges of instruction set architecture (ISA), functional description of VLSI systems at functional VHDL level and promising concept of software -- based self test (SBST), for better test generation the genetic algorithm (GA) properties based on evolutionary strategiesw are used. The algorithm for automatic generation of test (normal executable test sequence of instructions) and arrangement, is used in very flexible and effective tool - Automatic Functional Test Generator (AFTG). The determination of the test efficiency of instruction testing mixes is discussed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
