Abstract
In the emerging nano-scale technology, models for simulation play a key role for circuit design. This article presents a probabilistic logic model for nano-scale circuits. On the basis of probability distributions, the failure probability can be characterised. Models for primary gates are derived and extensive numerical experiments are performed based on model simulation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
