Abstract
Critical constituent gates are first detected and graded based on their individual impact of an error in the outputs. This brings in the idea of practical reliability analysis metric. Then, the approximation of arithmetic circuits by random logic applied to least significant gates is introduced. The 74283 fast adder is used as an example to illustrate the feasibility of the proposed methods. Simulation results show the potential efficient application of the proposed reliability analysis metric and approximation method.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
