Abstract
Field-Programmable Gate Array (FPGA) packing is one of abstraction levels in the FPGA CAD design flow which is aimed to pack logic components into clusters. As a result, the cluster-based FPGA can significantly improve timing, routability and power consumption as well. This paper proposes a novel packing algorithm using priori wire length estimation before actual routing taken apart. In addition, global placement was taken apart before packing to have additional placement information, which is also guided for the algorithm to selectively pack closely related module into one cluster. Experimental results show that power-aware packing algorithm achieves 5% power reduction on average compared to traditional algorithm1.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.