Abstract
On-chip serial links to replace standard buses for global communication have been the subject of a number of recent investigations. The main reason for considering serial links is to reduce routing congestion and design complexity. However, the serialization of parallel data may actually increase the power dissipation due to increased switching activity. This paper describes a new bit ordering technique to reduce switching activity on serial links, assuming that the statistical data of the parallel bus traces are known in advance. The method reduces the switching activity by an average of 40% 50% compared to random bit ordering.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
