Power Prediction of VLSI Circuits Using Machine Learning

Abstract

The difference between circuit design stage and time requirements has broadened with the increasing complexity of the circuit. A big database is needed to undertake important analytical work like statistical method, heat research, and IR-drop research that results in extended running times. This unit focuses on the assessment of test strength. Because of the enormous number of successful designs for current models and the unnecessary time required for every test, maximum energy ratings with all tests cannot be achieved. Nevertheless, test safety is important for producing trustworthy findings to avoid loss of output and harm to the chip. Generally, effective power assessment is only possible in a limited sample of pre-selected experiments. Thus, a key objective is to find the experiments that might give the worst situations again for testing power. It offers a machine-based circuit power estimation (ML-CPE) system for the selection of exams. Two distinct techniques of predicting are utilized. Firstly, to find testings with power dissipation, it forecasts the behavior of testing. Secondly, the change movement and energy data are linked to the semiconductor design, identifying small problem areas. Several types of algorithms are utilized. In particular, the methods compared. The findings show great accuracy and efficiency in forecasting. That enables such methods suitable for selecting the worst scenario.