Abstract
A computer simulation is carried out to investigate the power consumption of major quasi-adiabatic logic gates. Anomalously high dissipation is found at low clock rates. An explanation for the anomaly and a method of eliminating this are proposed. For the dissipated energy W and the clock rate f, it is found that W ∼ fαC1 + αΣ as f tends to infinity, where α is essentially less than unity. The mechanism of the phenomenon is identified. Rules are established that govern the power consumption of the logic gates. It is concluded that they should help one to strike a balance between power consumption and speed, to optimize power characteristics, and to predict the performance of future models made by better process technologies.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
