Abstract
LPDDR5 SI (Signal Integrity) enhancements are presented by using non-target DRAM termination and 1-tap DFE. LPDDR5 interface was running at 6.4 Gbps data rate, 0.5V VDDQ (TT) and VOH= ~300mV (WRITES). Mobile SoC-DRAM system in PoP (Package-on-Package) configuration was analyzed. Non-target DRAM termination in a dual-rank system mitigates the reflections coming to the target DRAM leading to improved SI, ~7% UI improvement was observed. 1-tap DFE (Decision Feedback Equalizer) is also employed to reduce the ISI (Inter-Symbol Interference) due to reflections, ~2ps UI improvement was observed. SI components (crosstalk and ISI) and VdIVW show that VdIVW having big impact on the system timing. Additionally, decreasing CIO and VdIVW show significant improvement in eye-apertures.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
